## LESSON PLAN

SUB: COMPUTER SYSTEM ARCHITECTURE, (TH-1) BRANCH:- COMPUTER SCIENCE & ENGINEERING SEMESTER:3<sup>RD</sup>

NAME OF FACULTY: LAXMIDHAR SETHY(SR.LECT.IN CSE)



## GOVERNMENT POLYTECHNIC, BHADRAK

SESSION - 2024-25

HOD, CSE

Academic Co-ordinator

Principal D. Do Govt. Polytechnic, Bhadrak principal Govt. Polytechnic

Bhadrak

| scipline: Computer Science & Engineering | Semester:3 <sup>rd</sup> ,W/2024 | Name of the faculty:Laxmidhar Sethy Email:ldsathy@gmail.com |
|--|----------------------------------|---|
| Subject: Computer                        | No. of Days/week:04              |   |
| System Architecture,                     |                                  | <b>EndDate:0</b> 8/11/2024                                  |
| (Th-1)                                   |                                  |   |

| Veek             | Class Day            | Theory Topics                                      |  |
|------------------|----------------------|--|--|
| 1 st             | 1st                  | 1.IntroductiontoBasicstructureofcomputerhardware   |  |
|                  | 2 <sup>nd</sup>      | Introduction of computer                           |  |
|                  | 3rd                  | Basic Structure of computer                        |  |
|                  | 4 <sup>th</sup>      | Computer hardware                                  |  |
| 2 <sup>nd</sup>  | 1st                  | Functional Units                                   |  |
| 2nd<br>3rd       | Computer components  |  |  |
|                  | Performance measures |  |  |
|                  | 4 <sup>th</sup>      | Memory addressing & Operations                     |  |
| 3 <sup>rd</sup>  | 1st                  | Revision   |  |
|                  | 2 <sup>nd</sup>      | 2.IntroductiontoInstructions&instructionSequencing |  |
|                  | 3rd                  | Fundamentals to instructions                       |  |
|                  | 4 <sup>th</sup>      | Operands   |  |
| 4 <sup>th</sup>  | 1st                  | Op Codes   |  |
|                  | 2 <sup>nd</sup>      | Instruction formats                                |  |
|                  | 3rd                  | Addressing Modes                                   |  |
|                  | 4 <sup>th</sup>      | Continuing addressing modes                        |  |
| 5 <sup>th</sup>  | 1st                  | Revision   |  |
|                  | 2 <sup>nd</sup>      | Question answer discussion                         |  |
| _                | 3rd                  | 3.IntroductiontoProcessorSystem                    |  |
|                  | 4 <sup>th</sup>      | Register Files                                     |  |
| 6 <sup>th</sup>  | 1st                  | Complete instruction execution                     |  |
|                  | 2 <sup>nd</sup>      | Hardware control                                   |  |
| 1.               | 3rd                  | Micro program control                              |  |
|                  | 4 <sup>th</sup>      | Revision   |  |
| 7 <sup>th</sup>  | 1 <sup>st</sup>      | Quiz-1   |  |
| 2 <sup>nd</sup>  |                      | 4.Introduction to Memory System                    |  |
| <u> </u>         | 3rd                  | Memory characteristics                             |  |
| . •              | 4 <sup>th</sup>      | Memory hierarchy                                   |  |
| 8 <sup>th</sup>  | 1st                  | RAM and ROM organization                           |  |
| 1                | 2 <sup>nd</sup>      | Continuing about RAM and ROM organization          |  |
| 3rd<br>4th       | 3rd                  | Interleaved Memory                                 |  |
|                  | 4 <sup>th</sup>      | Cache memory                                       |  |
| 9 <sup>th</sup>  | 1st                  | Virtual memory                                     |  |
|                  | 2 <sup>nd</sup>      | Revision   |  |
|                  | 3rd                  | Question answer discussion                         |  |
|                  | 4 <sup>th</sup>      | 5.IntroductiontoInput-OutputSystem                 |  |
| 10 <sup>th</sup> | 1 st                 | Input-Output Interface                             |  |

| T ·             | 17.6.1   |
|-----------------|--|
| 2 <sup>nd</sup> | Modes of Data transfer   |
| 3rd             | Programmed I/O Transfer  |
| 4 <sup>th</sup> | Interrupt driven I/O   |
| 1 st            | DMA  |
| 2 <sup>nd</sup> | I/O Processor  |
| 3rd             | Continuing I/O Processor   |
| 4 <sup>th</sup> | Revision   |
| 1 st            | Question answer discussion   |
| 2 <sup>nd</sup> | 6.Introduction to I/O Interface & Bus architecture   |
| 3rd             | Bus and System Bus   |
| 4 <sup>th</sup> | Types of System Bus  |
| 1 st            | Bus Structure  |
| 2 <sup>nd</sup> | Basic Parameters of Bus design   |
| 3rd             | SCSI   |
| 4 <sup>th</sup> | USB  |
| 1 st            | Revision   |
| 2nd             | Quiz-2   |
| 3rd             | 7.Introduction to Parallel Processing  |
| 4 <sup>th</sup> | Parallel Processing  |
| 1 st            | Linear Pipeline  |
| 2 <sup>nd</sup> | Multiprocessor   |
| 3rd             | Flynn"s Classification   |
| 4 <sup>th</sup> | Revision   |
|                 | 4th  1st  2nd  3rd  4th  1st |

Signature of faculty